Senior DFT engineer (W/M)
CDI
•Grenoble (38)
...SOC in advanced sub-20nm CMOS process. * Develop and execute DFT flow, including HW DFT insertion, test vector generation, validation. * Analyze digital DFT metrics and solutions considering DFT requirements: test time, yield, default rate. * Advise...
New